# An overview of Intel MIC - technology, hardware and software

"Many-core architectures for LHCb" April 25th 2012

Andrzej Nowak, CERN openlab



#### DISCLAIMER

This presentation is non-NDA and may contain speculative statements. No guarantees are given.

#### Overview

- 1. Brief on openlab and its activities
- 2. The Intel MIC program an overview
- 3. MIC hardware
- 4. Related software
- 5. Future directions

#### **CERN** openlab

- CERN openlab is a framework for evaluating and integrating cutting-edge IT technologies or services in partnership with industry
- The Platform Competence Center (PCC) has worked closely with Intel for the past decade and focuses on:
  - many-core scalability
  - performance tuning and optimization
  - benchmarking and thermal optimization
  - teaching



## openlab hardware


- "Rolling" group of recent dual socket servers
  - Nehalem-EP (8 cores)
  - Westmere-EP (12 cores)
  - In delivery: Sandy Bridge-EP (12 cores)
- A group of several dozen "unique" test machines
  - Alpha and Beta Intel systems
  - Various SKUs: high performance, standard, low voltage
  - Desktops, Nettops
  - Blades, Microservers
  - Quad-socket systems (Intel -EX family and AMD)
  - Accelerators (KNF, KNC and GPUs)
- CPU families covered (and corresponding platforms):
  - Itanium, Pentium 4, Woodcrest, Penryn, Nehalem, Westmere, Sandy Bridge, Ivy Bridge, Atom, ARM, AMD Magny-Cours

## Scalability testing

 Set of major "standard" benchmarks covering various corners of HEP

Benchmark	Threaded	Vectorized
HEPSPEC06		
ROOT (MLFit)		
Geant4 (FullCMS)		
ALICE HLT		$\overline{\checkmark}$

GCC and the Intel compiler used



## 1: INTEL MIC PROGRAM

## The Intel MIC program

- Project "Larrabee" was an x86 processor with wide vectors destined for graphics
- Adapted into a "throughput computing" solution
   the "Knights" family
  - select Intel collaborators working in the program –
    CERN openlab amongst them
  - software opened up and supported for general purpose compute
  - meant strictly as a software development vehicle
- Successor(s) foreseen

#### How much is behind it?

- Intel is serious more than a research project
  - past: POLARIS (80 core research chip)
  - past: SCC (48 core research chip)
- Texas Advanced Computing Center (TACC) to use Knights processors in its 10 PFLOP machine in 2013
  - 8 out of 10 PFLOP in "Stampede" to be provided by Knights
  - Expansion to 15 PFLOP foreseen with Knights Landing
- SGI to build HPC products based on Knights
- Dozens of Intel collaborators ported their workloads
  - Many of which claim their workload will not run on GPUs because of cost and complexity

### Intel MIC and openlab

#### Early access

- Work since MIC alpha (under RS-NDA)
- ISA reviews in 2008

#### Results

 3 benchmarks ported from Xeon and delivering results: ROOT, Geant4, ALICE HLT trackfitter

#### **Expertise**


Understood and compared with Xeon

## openlab contributions to the MIC program

- Ported and optimized 3 large representative benchmarks
- Feedback on the ISA



- ISC'10 w/ Intel VP Kirk S
- IDF'11 w/ Intel CTO Justi



## 2: HARDWARE

## MIC hardware – Knights Ferry

- PCIe card form factor, a "PC in a PC"
  - Linux OS on board
  - PCle power envelope ~300W
  - Limited on-board memory (up to 2GB)
  - 32 cores @ 1.2 GHz
- x86 architecture
  - 64-bit
  - P54C core: In-order, Superscalar
  - 8MB shared coherent cache
  - New ISA with new vector instructions
- Floating point support through vector units
  - up to 1 TFLOP SP
  - 512-bit wide
- 4-wide hardware threading
  - 128 threads in total



#### MIC hardware – Knights Corner

- Possible frequency bump
- More on-board memory
- >50 cores
- 22nm process
- Same x86 architecture as KNF, but with improvements
- 1 TFLOP DP
  - Still with the programmability of a Xeon

#### KNF hardware architecture





Image: Intel

## Aubrey Isle core architecture




- Superscalar
- 32k L1 I/D cache
- 256k Coherent L2 caches
- 2x512-bit ring bus inter-CPU network
- 4-wide SIMD with separate register sets

Image: Intel

#### Possible MYO-like scenario

MYO stands for "Mine Yours Ours"



## Aubrey Isle VPU

- 512-bit 1-cycle vectors
- 32 registers + masking registers
- Data types:
  - 8x DOUBLE64
  - 16x FLOAT32
  - 16x INT32
- IEEE compliant FMA support
- Broadcasts, shuffles, swizzles, gather, scatter
- Predication and masking

#### 3: SOFTWARE

#### **MIC** software

- Extensive focus on programmability and interoperability with the Xeon
  - PCI becomes transparent
- Card OS is Linux
- Broad software support; standard Intel software available, same as on Xeon:
  - C/C++/Fortran Compiler, VTune Amplifier profiler, various other
- Various standard libraries supported
- Special APIs under development/consideration
  - Host memory access
  - Low level communication
- Various programming models considered
- "Familiar territory" approach Intel wants to keep this "as x86 as possible", with all the pros and cons

#### MIC software - scenarios



#### **Native mode**

workload runs entirely on a MIC system (networked via PCIe)



#### Offload

MIC as an accelerator where host gets weak



#### **Balanced**

MIC and host work together



#### Cluster

application distributed across multiple MIC cards (possibly including host)

## MIC – porting and writing software

- Ideal situation: just add a compiler switch and recompile
- Less-than-ideal: minor adaptations, including GCC/ICC differences if any + above step
- More likely: write parallel code or parallelize existing code + above steps
- Numerous libraries available: OpenMP, MPI, TBB, Cilk, MKL etc
- Vectorization (data parallelism) is key to achieve full performance

#### MIC vs. GPU – SW point of view

	GPU	MIC / KNC
Architecture	Proprietary	x86
Language	Limited to vendor API Derived	Standard C, C++, Fortran
Programmability	Limited to vendor API	Mainstream techs
Xeon optimization payoff	No	Yes
Direct access	No	Yes
IEEE 754 compliance	Evolving	Standard
SSE compatibility	No	Yes
Binary FP compat. w/ Xeon	No	?

### MIC vs. GPU – HW point of view

	GPU	MIC / KNC
Architecture	Proprietary	x86
Attachment	PCI	PCI
Host memory access	Possible	Possible
SIMD elements	>Hundreds	>800
Control threads	Limited	>200
Power envelope	PCI	PCI
Memory	GDDR5, ECC possible	GDDR5, ECC via interposer
Performance	Known	To be established
Price	Acceptable	To be established

#### **WRAP-UP: Possible future trends**

- Growing # cores
  - Xeon and other: max # cores still grows geometrically
  - Xeon-EP: typical # cores grows arithmetically
- Cache coherency will be hard to maintain
- Silicon process continues to scale for some time
- Departure from a homogeneous x86 core
- If the above is true, what about ISA convergence?
- Energy efficiency still king

## WRAP-UP: How could LHCb online benefit?

#### Pros:

- Ultimate programmability
- Porting is a breeze (if porting at all)
- Wide vectors, many threads
- Cheap communication
- Promise of good performance, especially for HPC-like workloads
- Multiple cards in a system supported
- Xeon optimization payoff

#### Cons:

- Host attachment currently only PCIe
- Limited amount of on board memory
- Latency guarantees unknown
- Real performance still unknown

#### **THANK YOU**

Questions? Andrzej.Nowak@cern.ch